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Abstract—We present a 90-dB spurious-free dynamic range
sigma–delta modulator (M) for asymmetric digital subscriber
line applications (both ADSL and ADSL+), with up to a 4.4-MS/s
digital output rate. It uses a cascade (MASH) multibit architecture
and has been implemented in a 2.5-V supply, 0.25- m CMOS
process with metal–insulator–metal capacitors. The prototypes
feature 78-dB dynamic range (DR) in the 30-kHz to 2.2-MHz
band (ADSL+) and 85-dB DR in the 30-kHz to 1.1-MHz band
(ADSL). Integral and differential nonlinearity are within 0.85
and 0.80 LSB
14 b, respectively. The  modulator and its
auxiliary blocks (clock phase and reference voltage generators,
and I/O buffers) dissipate 65.8 mW. Only 55 mW are dissipated in
the  modulator.
Index Terms—Analog-to-digital converter (ADC), asymmetric
digital subscriber line (ADSL), MASH, sigma–delta modulation,
switched-capacitor circuits.
I. INTRODUCTION
SUPPORTED by a considerable commercial success, wire-line solutions for broad-band access and home networking
are evolving to provide ever increasing data rates and more func-
tionality. An asymmetric digital subscriber line (ADSL) is an
example of such applications and extensions of it like ADSL
(with doubled number of channels) or very-high-data-rate dig-
ital subscriber line (VDSL), providing video-rate reception) are
just round the corner. As this trend goes on, the demand for
highly linear, fast analog front-ends challenges mixed-signal de-
signers to achieve accuracies of 12–15 b for signal bandwidths
ranging from 1.1 to 12 MHz [1].
Although these specifications seem a priori better suited
for Nyquist architectures, such as pipeline analog-to-digital
converters (ADCs) [2], these architectures do not exhibit
enough linearity for some telecom applications, especially in
low-voltage implementations, unless the power consumption
is significantly increased. For this reason, oversampled ADCs
have gained ground in this frequency range. Specifically,
sigma–delta modulators Ms [3], [4] exhibit high intrinsic
linearity, making use of relatively simple analog circuitry,
which render them worth exploring for broad-band wireline
and baseband radio-frequency communications [5]–[22].
Manuscript received January 14, 2003; revised August 31, 2003. This work
was supported by the European Union under IST Project 29261/MIXMODEST
and IST Project 2001-34283/TAMES-2 and the Spanish MCyT and the ERDF
under Project TIC2001-0929/ADAVERE. This paper was recommended by
Guest Editor O. Feely.
The authors are with the Institute of Microelectronics of Seville (IMSE-CNM,
CSIC), 41012 Seville, Spain (e-mail: Rocio.del.Rio@imse.cnm.es).
Digital Object Identifier 10.1109/TCSI.2003.821308
Given the high signal bandwidths required in wireline com-
munication, only low-oversampling ratio Ms are fea-
sible. In order to keep the resolution levels with these low values
of , the well-known formulas for the dynamic range DR and
the effective number of bits ENOB [3]
DR
ENOB DR (1)
dictate that either high-order loop filtering (increasing the
order ) or multibit quantization (increasing the res-
olution of the quantizer ), or both must be used. However,
these strategies raise issues that jeopardize robustness of highly
oversampled, low-order single-bit Ms. On the one hand,
high-order loops are prone to instability and the stabiliza-
tion methods proposed have resulted in complex architectures
whose DR is degraded with respect to that in (1) [3].This degra-
dation is more notorious for single-bit quantizers, so that the
combination of high-order loops with single-bit quantization
is not a good choice for high-frequency designs [3]. On the
other hand, multibit conversion entails extreme sensitivity to
the nonlinearity of the digital-to-analog converter (DAC) in
the feedback path and forces the use of correction/calibration
techniques [23]–[25]. Unfortunately, since DACs cannot be
efficiently linearized within an arbitrarily large resolution, the
use of low-order multibit modulation may not be enough to
obtain a given DR.
A direct solution to this problem is to increase both the mod-
ulator order and the internal quantizer resolution, giving rise to
moderate-order (3–5), multibit architectures. In fact, the use of
multibit quantization (typically up to 4 b) in single-loop high-
order Ms inherently improves their stability [3], so that these
are good candidates to obtain high-resolution, high-frequency
operation, provided that the nonlinearity problem is solved [8],
[9], [13], [21]. With the same objective, the combination of high-
order cascade (MASH) architectures [26] with multibit quanti-
zation has been proposed [18], [27]. These modulators gather
the unconditional stability of cascade modulators (only second-
and/or first-order stages are used) and the advantages of multibit
quantization with relaxed requirements for the linearity of the
DAC. The feasibility and efficiency of this approach, because it
needs no correction/calibration mechanisms, has already been
proven [10]–[12], [17]–[20].
In this paper, we present the design of a M for ADSL
applications in a 2.5-V, 0.25- m CMOS process. With this
1057-7122/04$20.00 © 2004 IEEE
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Fig. 1. Lth-order  modulator using a 2  1 cascade.
goal, a family of M architectures capable of achieving
high resolution with a low oversampling ratio are devised in
Section II. Section III studies the impact of deep-submicrom-
eter features on the architecture selection, providing optimized
architecture parameters for the specifications considered.
Circuit implementation and related design considerations are
explained in Sections IV–VI. Finally, Section VII shows ex-
perimental results of the M and compares its performance
with state-of-the-art designs.
II. LOW-OVERSAMPLING CASCADE MODULATORS
Fig. 1 shows the generic block diagram of a family of
high-order cascades. It is an th-order modulator formed by
a second-order stage followed by identical first-order
stages M . The values of the integrator weights
are
(2)
As in all cascade Ms [26], the outputs of the stages
are processed in the digital domain through simple operators
and combined to cancel out the quantiza-
tion noise generated in each stage but the last one. Additionally,
a pseudomultibit operation [18], [27] is achieved by including
multibit quantization only in the last stage, while the remaining
are single bit. Linearized -domain analysis shows that the mod-
ulator output can be expressed as follows [4]:
(3)
where stands for the input signal, which is simply delayed,
is the last-stage quantization error, which is shaped by
an th -order function, and represents the nonlinearity
error of the last-stage DAC. Note that, since is gener-
ated in a -bit quantizer, the modulator response equals that
of an ideal th-order -bit M, except for the factor 2. The
aim of this factor, that equals , is to
Fig. 2. SNDR versus input level for several modulator orders.
compensate for the signal scaling required to avoid premature
overloading of the modulator. By integrating the error terms in
(3) over the signal band, the in-band quantization error power is
obtained [4] as
(4)
where
(5)
are the total power associated with the last-stage quantization
error and the DAC nonlinearity error, respectively, with INL
being the DAC integral nonlinearity relative to the input full
scale .
Since the factor 2 in (3) quadruples the in-band power of these
errors, a 1-b systematic loss of resolution is generated. However,
this loss is small when compared to other cascade Ms and,
more importantly, it is constant, regardless of the number of
stages. In fact, the most appealing feature of this architecture
(with the set of coefficients proposed) is that it can be easily set
to any order just by changing the number of identical first-order
stages. As shown in Fig. 2, a correct operation is maintained
with constant overloading point, regardless of the overall order.
The coefficients in (2) also have the following interesting
properties.
1) The output swing required in all integrators is only the
quantizer full-scale.
2) By proper sharing of the switched-capacitor (SC) input
stages, they can be implemented with just two-branch
integrators, which minimizes the number of unitary
capacitors.
3) All first-order stages, but the last one in case of using
multibit quantization, contain the same coefficients, so
that they can be electrically identical.
This considerably simplifies the electrical and physical imple-
mentation of the modulator.
A. Nonideal Performance
SC implementations of cascade modulators suffer from cer-
tain nonideal behaviors more than their single-loop counter-
parts, namely: finite (and nonlinear) amplifier dc gain and ca-
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(a)
(b)
Fig. 3. Effect of (a) finite dc gain and (b) weight mismatch on the SNDR of
single-bit 2   1 Ms forM = 16.
pacitor mismatch [4]. Both nonidealities modify the ideal inte-
grator -domain transfer function, thus altering the quantization
error transfer function. Since this variation is not correlated to
changes of the cancellation logic, mismatch appears between the
analog and digital processing that precludes perfect cancellation
of the low-order quantization error. Into first-order approxima-
tion, the in-band power of the error leakages is independent of
, because they are generated in the modulator first stage, which
is the same for whatever [4]
(6)
where stands for the first-stage amplifier dc gain, and
is the capacitor ratio standard deviation. If we compare (4) and
(6) for a given , it is clear that for certain values of , ,
and these effects may dominate the in-band error power, thus
imposing an upper bound to the practical values of .
In order to estimate this limit under realistic circuit imper-
fections, Fig. 3(a) shows the simulated half-scale SNDR as a
function of the amplifier dc gain for . Fig. 3(b) shows
the SNDR histograms obtained from Monte Carlo simulation
assuming 0.1% sigma in capacitor ratios—0.05% is currently
featured by metal–insulator–metal (M-i-M) capacitors in
CMOS processes. Under these conditions, mainly because
of the matching sensitivity, the seventh-order architecture
seems not worth implementing for . Nevertheless, the
sixth-order modulator provides a 90-dB worst-case SNDR with
dc gain of 2500. Especially robust is the fifth-order cascade
requiring a dc gain of 1000 to achieve 80-dB worst-case SNDR
with . It is important to remark that these gains are
basically needed for the first-stage amplifiers. The dc-gain
requirement for the integrators in the remaining stages
Fig. 4. ENOB versus last-quantizer resolution for a 2   1 M in the
presence of circuit imperfections.
of the cascade are much more relaxed. This is also applicable
to other circuit imperfections such as electronic noise, finite
dynamics, nonlinearity, and mismatch. This practice allows us
to use simpler circuit topologies and layouts for these stages,
thus saving area and power consumption.
Likewise, in practice, the number of bits in the last-stage
quantizer cannot be arbitrarily large. As shown in Fig. 4,
for a given , the evolution of the overall effective resolution
with tends to saturate due to the presence of leakage. Nev-
ertheless, depending on the signal bandwidth, the reduction in
oversampling ratio that can be achieved by resorting to multibit
quantization may define the border between feasible and infea-
sible implementations. As we will show further on, proper se-
lection of the three main design parameters ( , , and ) is
the key to really efficient implementations.
III. DEEP-SUBMICROMETER DESIGN CONSIDERATIONS
Viability of cascade multibit Ms in deep-submicrometer
CMOS is related to two main process features: supply voltage
and capacitor performance. The supply voltage, through the se-
lection of the reference voltages, defines the available dynamic
range, but also makes an impact on the selection of the amplifier
topology and its capability to trade open-loop dc gain, speed,
and output swing [28]. An empirical upper bound for a feasible
is given by
references are (7)
where is the saturation voltage of the amplifier output de-
vices and is the number of transistors in the output branch,
which again depends on the specific amplifier topology. If a
single-stage amplifier is used, cascode devices will be required
to achieve enough dc gain, so that . This common choice
is not adequate in low-voltage implementations, where an ex-
cessive value of will result in a ridiculously small value
for . Among the alternatives, we count on two-stage ampli-
fiers [28], whose output branch can contain only two transistors
still producing a large open-loop dc gain. This al-
lows us to increase the value of up to useful levels at the
price of an increased power dissipation. Apart from the am-
plifiers, the performance of the switches with supply voltages
below 2.5 V needs careful control, especially for dynamic dis-
tortion considerations [29]. For broad-band Ms, solutions
are in the clock-boosting strategies [30] or in the employment of
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Fig. 5. Most efficient cascade M for each region of the resolution-speed
plane.
high-voltage devices available in double-oxide processes, with
the subsequent increase in price, circuit complexity, and power
dissipation.
The second most relevant technology feature has to do with
the quality of the capacitor structures. According to the results
shown in Section II, typical capacitor matching requirements
range from 0.1% to 0.2% standard deviation. Low parasitics
are also of extreme importance for an efficient implementa-
tion of a high-frequency modulator, and finally, we have the
capacitor linearity requirements, which are less demanding pro-
vided that symmetrical fully-differential circuitry is used. For-
tunately, M-i-M capacitors are now available in CMOS pro-
cesses. They exhibit an excellent matching and linearity, with
very small bottom parasitics.
In order to quantitatively evaluate previous assumptions,
we have developed an analytical procedure to estimate the
power consumption of different cascade single-bit and/or
multibit Ms. In the underlying expressions, detailed in the
Appendix, both architecture and technological features are
contemplated, together with simplifying assumptions inspired
in practical design solutions. The aim here is not only to draw
conclusions about architectural choices, but also to track their
evolution under technology changes. To this end, the following
figure-of-merit (FOM) has been used [31]:
FOM Power
DOR (8)
where DOR stands for the digital output rate, i.e., the Nyquist
rate.
In a first comparison step, the triads describing
specific cascades have been evaluated along the curve in the
resolution-speed plane shown in Fig. 5 (dashed line). Although
this particular resolution-speed relationship is arbitrary, it fits
the usual requirements for wireline telecom ADCs: integrated
services digital network (ISDN), ADSL, VDSL, etc., which
have been placed in the figure for illustration. For each sec-
tion of the resolution-speed curve, the architecture with the
minimum FOM has been noted. Observe that, as the output
rate increases, the oversampling ratio decreases and, simulta-
neously, the increased number of bits in the multibit quantizer
shows up to compensate for the oversampling reduction. Note
that the 4.4-MS/s DOR employed in ADSL falls into the
Fig. 6. Estimated evolution of the FOM with technology scaling for three
cascade architectures obtaining 14 b@4.4 MS/s.
region led by the architecture , i.e., a fourth-order
2–1-1 cascade with 3-b quantization in the last stage and using
a 16 oversampling ratio, which will be our choice.
In a second step, we take advantage of the fact that some
technology features enter the above formulation to predict how
the performance of the cascade Ms is going to evolve under
technology changes. Fig. 6 shows the estimated evolution
of the FOM of three cascade topologies, namely ,
, and , aimed at obtaining 14 b at 4.4
MS/s. These are typical specifications for ADSL modems.
Two facts are noticeable.
• Despite the reduction of the supply voltage, overall, the
power dissipation does not decrease below 0.18 m. This
is basically due to the reduction in supply voltages, which
imposes a reduction in the reference voltage and, hence, a
compensating increase in the sampling capacitors. Since
the incomplete settling error power must be also kept con-
stant, this mechanism leads to an increased current absorp-
tion, which makes the overall power consumption increase
below 0.18 m. The location of the inflection point de-
pends on the converter specifications. For instance, if for
the same speed, the resolution is to be increased, the in-
flection point moves to the right in Fig. 6.
• Another aspect illustrated in Fig. 6 is the dynamic na-
ture of the architecture selection in Fig. 5. Note that the
M outperforms for 0.25 m and above, but
it does not below 0.18 m.
IV. SC IMPLEMENTATION
Fig. 7 shows the fully differential SC schematic of the
M. The first stage of the cascade includes two in-
tegrators—with one and two input branches, respectively—and
switches controlled by the comparator outputs to feed the
quantized signal back. The second stage uses an integrator with
only two input branches to implement weights , , and ,
since the values in (2) allow distribution of between the
two branches. The same applies for in the third stage. The
third-stage integrator drives the 3-b ADC and the loop is closed
by a 3-b DAC. The 1-of-8 output code of the ADC is converted
DEL RIO et al.: HIGHLY LINEAR 2.5-V CMOS MODULATOR FOR ADSL 51
Fig. 7. SC implementation of the 2  1 multibit  modulator.
into binary by a read-only memory (ROM) that generates the
corresponding bitstreams.
The modulator operation is controlled by two nonoverlapped
clock phases. The integrator input signals are sampled during
phase . During phase , the algebraic operations are per-
formed and results are accumulated in the feedback capacitors.
In order to attenuate the signal-dependent clock-feedthrough,
delayed versions of the two phases ( and ) are also pro-
vided. This delay is incorporated only to the falling edges of the
signals (switches turn off), while the rising edges are synchro-
nized in order to increase the effective time-slot for the modu-
lator operations [15]. The comparators and the last-stage ADC
are activated at the end of —using as strobe—to avoid
any possible interference due to the transient response of the in-
tegrators at the beginning of sampling.
V. SPECIFICATIONS FOR THE BUILDING BLOCKS
The converter specifications have been mapped onto basic
building block requirements by following an optimization
process supported by behavioral simulations [4]. Table I sum-
marizes the modulator sizing achieving 13 b@4.4 MS/s. Five
groups of specifications are enclosed: modulator, front-end
TABLE I
MODULATOR SIZING
TABLE II
MAIN IN-BAND ERROR CONTRIBUTIONS
integrator, amplifier, comparator, and A/D/A converter. In this
procedure, the worst-case performance has been evaluated in
the presence of variations in the process (for instance, changes
in the capacitor absolute value), temperature, and supply.
Table II shows a summary of the most significant contributions
to the in-band error power. Main considerations made for this
sizing are described next.
The first step of the modulator sizing is the selection of .
In this selection, both the overloading characteristics of the
modulator and the nature of the signal being converted must be
considered. In our case, the overloading point is nearly 5 dB
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(a)
(b)
Fig. 8. (a) Time-domain representation of a  15-dB DMT signal. (b) SNDR
of the converted DMT signal as a function of the reference voltage.
(see Fig. 2), while the largest input is the 15-dB discrete
multitone (DMT) signal shown in Fig. 8(a). Note that, although
its power is not too high, large peaks appear from time to
time, thus yielding the high crest factor [32] peculiar to DMT
signals (5.4 in our case). Fortunately, the duration of these
peaks is short enough not to overload the modulator. In order
to illustrate this, Fig. 8(b) shows behavioral simulation results
of the modulator SNDR for such an input signal as a function
of the reference voltage. In spite of the presence of a signal
peak of approximately 1 V, the modulator SNDR is correct
up to V (note that this would never be the case for
a 1-V amplitude input sinewave, since it would be inside the
modulator overloaded region with 1.3-V reference). In order to
provide a safety margin, V was taken. Returning
to (7), this reference voltage gives us a margin of 500 mV
per output transistor in a two-stage fully differential amplifier
supplied with 2.5 V. As shown in Fig. 7, is implemented
using differential references, so that .
In Table II, the in-band error power of quantization error has
been split up in its four contributions associated to: the ideal
quantization error [first term in (4)], finite dc gain [first term
in (6)], capacitor mismatch [second term in (6)], and last-stage
DAC nonlinearity [second term in (4)]. Note that the quantiza-
tion error leakage will be dominated by capacitor mismatch. Al-
though M-i-M capacitors exhibit good matching—
for 1-pF caps—the use of small unitary capacitors (0.66 pF) for
dynamic considerations increases the sensitivity of the cascade,
so that we have assumed twice that value for . The contribu-
tion of the 3-b DAC nonlinearity is 6 dB below the ideal quan-
tization noise for INL FS, which is easily achievable
without calibration. The noise leakage due to the amplifier dc
gain is almost negligible for . However, as we ex-
plain further on, this value will not be further relaxed in order
to avoid excessive distortion due to dc-gain nonlinearity.
Following the discussion in Section III and in the Appendix,
a small sampling capacitor pF is used in order
to reduce the capacitive load of the integrators and, hence, their
power dissipation. So, white circuit noise becomes the dominant
error source. A more exact expression (than the one used in the
Appendix) for its in-band error power is [3]
GB (9)
where is the amplifier input-referred white noise and
GB is the effective amplifier gain–bandwidth product (in Hz),
which during integration can be approximated to
GB GBGB
GB
GB (10)
where GB is the amplifier gain–bandwidth product (in Hz),
is the switch on-resistance, and is the pole associated with
the constant of the SC branch during integration.
The first contribution in (9) yields a worst-case value of
86.0 dB—for maximum temperature 110 C and 20
tolerance in the capacitor value. On the other hand, for GB and
fixed according to settling considerations to 265 MHz and
150 , respectively, GB will be 250 MHz. An equivalent
thermal noise at the amplifier input of 6 nV Hz is therefore
enough to obtain a noise contribution similar to that of the
noise 87.5 dB . Besides, the worst-case amplifier
white noise contribution corresponds to the largest GB ,
which varies along the process corners. Assuming that it can
be as large as twice its nominal value (i.e., 500 MHz), this
worst-case contribution yields 84.5 dB.
The limited amplifier GB introduces basically a gain error in
the integrator transfer function. This error is especially impor-
tant in the integrators of the first stage of the cascade, because
the quantization error of this stage will leak to the modulator
output. For the architecture considered operating with ,
the amplifier must fulfill GB to avoid degradation of
the modulator performance due to incomplete settling, being
the sampling frequency.
If the finite on-resistance of the switch is also considered,
the effective amplifier response is slowed down, as stated in
(10). This effect is illustrated in Fig. 9(a) that shows behavioral
simulation results for the in-band error power as a function of the
normalized amplifier GB, for different values of . The cor-
responding values of the normalized pole are also depicted.
Note that, as the pole decreases, the amplifier GB must be
increased in order to compensate for the slowdown. A switch re-
sistance of 150 is fixed for this design. On the one hand, as we
show further on, this resistance can be obtained using standard
CMOS transmission gates, without clock boosting. On the other,
the amplifier GB must be increased just to GB in order
to maintain the modulator performance. Assuming that approx-
imately 85% of the clock period is left for the integrator opera-
tion (after ensuring nonoverlapping and delay in the clock-phase
signals), the required GB is approximately 265 MHz.
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(b)
Fig. 9. (a) In-band error versus normalized amplifier GB for different switch
on-resistances. (b) In-band error versus normalized amplifier SR for different
input amplitudes.
The required amplifier slew rate (SR) is established guaran-
tying that the slew-rate limited evolution at the beginning of in-
tegration and sampling [33] is fast enough for the subsequent
linear dynamic to settle to the desired accuracy. For this mod-
ulator, a normalized SR SR is sufficient to en-
sure correct performance. However, since the operation of the
front-end integrator is partially SR limited, the dynamic will
be also partially nonlinear and appreciable harmonic distortion
may arise. This effect is illustrated in Fig. 9(b), where behav-
ioral simulation results are shown for the modulator in-band
error power versus the normalized amplifier SR, for different
amplitudes of a sinewave input. Note that, for the correct con-
version of an input sinewave of maximum amplitude (0.85 V),
the normalized SR must be increased up to 6.5. Assuming that
85% of the clock period is left for the integrator operation, the
required SR is approximately 800 V s.
Thanks to oversampling, some specifications in Table I re-
ferring to the front-end integrator can be relaxed for the rest of
integrators. Specifically, the value of the sampling capacitor in
those integrators can be progressively scaled down, since their
contributions to the overall noise are attenuated in the
signal band. Nevertheless, matching considerations and relia-
bility preclude using very small capacitors. In this design the
scaling of the nominal (0.66 pF) is limited to 32%, which
means that 0.45-pF unitary capacitors are used in the rest of in-
TABLE III
SCALING OF THE AMPLIFIER SPECIFICATIONS
tegrators. On the contrary, the input-referred white noise of the
amplifiers at the modulator back-end can be considerably in-
creased without jeopardizing performance.
A more aggressive reduction can be applied to the other cir-
cuit requirements. For instance, the amplifier dc gain of the
third and fourth integrators can be reduced to 600, because the
in-band powers of the respective quantization error leakages are
proportional to and , and the effect of their nonlin-
earity is negligible when compared to that in the front-end in-
tegrator. Moreover, the SR can be relaxed to 350 V s, as their
settling behaviors are not so important. Table III summarizes
the specifications for the four integrators in the cascade after
scaling.
VI. DESIGN OF THE BUILDING BLOCKS
A. Amplifiers
The triple tradeoff among dc gain, dynamics and output
swing, always present in an amplifier [28], becomes tighter
in a low-voltage implementation. We have already shown
that the selection of the reference voltage and the topology
of the front-end amplifier are interrelated in deep-submicron
cascade Ms, the reason being that large enough
requires two-stage amplifiers in order to achieve the dc gain
and dynamic requirements. Fortunately, this is not the case for
the amplifiers at the modulator back-end, whose dc gain can be
largely relaxed, so that a single-stage amplifier may be enough.
Therefore, in order to avoid over-sizing and optimize the power
consumption, two different amplifiers have been designed: a
high-dc-gain, high-speed amplifier for the first stage (OPA),
and a modest dc-gain, high-speed amplifier for the third and
fourth integrators (OPB).
OPA is implemented using a two-stage two-path compen-
sated architecture, shown in Fig. 10(a). It uses a telescopic first-
stage and both Miller and Ahuja compensation [34] through ca-
pacitors and , respectively. The common-mode feedback
nets (CMFB) employed in the first and second stages are dy-
namic, because they have no static consumption and help to cir-
cumvent voltage range problems. A p-type input scheme has
been preferred, the main reason being the possibility of can-
celling the body effect in the pMOS devices—one of the mecha-
nisms for substrate noise coupling [35]. Another reason for this
choice is that, in the target technology, noise of nMOS de-
vices is considerably larger than that of pMOS ones. Although
noise usually plays a secondary role in telecom converters,
since it normally does not alias and the low-frequency region of
the spectrum is commonly out of the signal band, the noise
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(a)
(b)
Fig. 10. (a) Two-stage amplifier (OPA). (b) Single-stage amplifier (OPB).
power spectral density (PSD) of very small devices can be huge
[36] and sometimes poorly modeled, thus deserving special at-
tention in deep-submicrometer implementations. This trend pre-
cludes using minimal length transistors, even more noticeably
than if only matching considerations are taken into account. In
our case, the devices contributing most to the amplifier noise
are , , , and . In order to make the noise con-
tribution negligible, the length of those devices was increased
up to 0.5 m for the pMOS and 2 m for the nMOS. In the
worst case, the in-band error power due to the noise of the
front-end amplifier is –103.6 dB, low enough not to degrade the
performance.
OPB is implemented using a folded-cascode architecture,
shown in Fig. 10(b), which is enough to accomplish the
moderate dc gain requirement with reduced power dissipation.
An SC CMFB is also employed.
Table IV shows the features of OPA and OPB obtained
by electrical simulation after full sizing. Results summarized
correspond to the worst-case value of each parameter in a
corner analysis—considering fast and slow device models,
5 variation in the 2.5-V supply, and temperatures in the
range 40 C 110 C .
The amplifier nonlinear features (mainly nonlinear dc gain
and dynamics) deserve special attention in a low-voltage im-
plementation. When the amplifier output voltage swings, the
drain-to-source voltage of the output transistors changes, and so
does the output impedance. This effect, illustrated in Fig. 11 for
OPA, translates into a dependence of the open-loop dc gain on
TABLE IV
WORST-CASE ELECTRICAL SIMULATION RESULTS FOR THE AMPLIFIERS
Fig. 11. DC gain nonlinearity of OPA at several process corners.
the output voltage, so that the dc gain reaches its maximum at the
central point and decreases as the output approaches the rails.
Such a nonlinearity is traditionally modeled by a second-order
polynomial dependence of the gain on the output voltage [4], but
this is only valid for small voltage excursions around the cen-
tral point. On the contrary, in a 2.5-V implementation, it is ex-
pected that small-gain regions of the dc curve (shadowed areas
in Fig. 11) are often visited during normal operation of the mod-
ulator. In order to accurately account for this nonlinearity in be-
havioral simulations, we have resorted to a table look-up pro-
cedure from amplifier dc curves obtained by electrical simula-
tion. A similar approach has been employed for validating the
actual transient response of the front-end integrator. This step
is aimed at avoiding inaccuracies of the single-pole SR limited
behavioral model employed [33] when applied to the two-stage
amplifier with nonconstant SR in the first integrator.
B. Switches
The design of the CMOS switches has been tackled with two
main considerations in mind. First, the nonzero on-resistance
heavily affects the integrator dynamic, slowing down its tran-
sient response. Second, the switch on-resistance can be highly
dependent on voltage in low-voltage implementations. The
sampling process with such a nonlinear resistance causes dy-
namic distortion [29] at the M front-end, the more evident
the larger the signal frequency. Among the solutions to these
problems, resorting to larger aspect ratios increases parasitics
and power dissipation, whereas including clock-boosting [30]
increases complexity and leads to a less robust design.
According to settling considerations, resistances in the range
of 150 can be tolerated in combination with the amplifier
dynamics. In our process, such a value can be obtained using
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Fig. 12. Switch on-resistance versus the voltage across it.
Fig. 13. Circuit for the evaluation of the distortion introduced by the switches.
standard-threshold CMOS transmission gates, with no need for
clock boosters. The sizes of the pMOS and nMOS devices were
selected to equalize their transconductances, keeping the re-
sistance of the transmission gate as linear as possible. Fig. 12
shows its nominal dc characteristic.
In order to evaluate the distortion, the nonlinear sampling
has been extensively simulated using the differential circuitry
in Fig. 13. Note that the distortion will be mainly determined
by switches and (connected to the input), whereas and
are connected to the central voltage that is constant. Elec-
trical simulations have been performed to compute the first five
in-band harmonics for a 0.85-V, 366-kHz input sinewave. Also,
the DMT signal in Fig. 8(a) has been considered. Fig. 14 shows
the worst-case results obtained for both type of inputs during
the corner analysis: The worst-case total harmonic distortion
(THD) is 96 dB for the input sinewave and the maximum mul-
titone power ratio (MTPR) [32] of the converted DMT signal is
81 dB. Both figures are small enough for our application, so
that clock-boosting is not required.
C. Quantization Blocks
The resolution specifications for the comparators in the first
and second stage are not very demanding: offset and hysteresis
smaller than 10 and 20 mV, respectively. However, the max-
imum comparison time is only 3 ns—a quarter of the worst-case
clock period. For this reason, the latched comparator in Fig. 15
has been adopted. It includes a differential pair input transcon-
ductor [37], which attenuates the impact of common-mode in-
terferences, a regenerative stage, and an SR latch. In this circuit,
the small voltage imbalance created across the nMOS switch
controlled by during the reset phase is rail-to-rail regener-
ated during the positive-feedback comparison phase. The latter
starts when goes high, thus making the latch react before the
integrator output changes at the beginning of . This strategy
avoids using an extra SC stage at the comparator front-end.
Differenced supply paths are used for the preamplifier and the
regenerative latch in order to reduce the sensitivity to digital
switching noise and supply bouncing.
The 3-b A/D/A converter in the last stage has been imple-
mented with a flash ADC and a resistive-ladder DAC, as shown
in Fig. 16 [18]. The resistive-ladder is also used to generate
the voltage references of the ADC. The latter has a fully dif-
ferential flash architecture, where the thermometer output code
is translated into a 1-of-8 code using AND gates. For improving
robustness against common-mode interferences, seven differen-
tial comparators, similar to those in the first and second stage
of the cascade, form the ADC front-end, each of them with two
input pairs to perform the subtraction of the two differential sig-
nals being compared. Apart from this, the only difference with
those in the first- and second-stage comparators is that the input
transistors have been reduced in size in order to decrease the ca-
pacitive load of the fourth integrator.
The DAC consists of 14 segments of 50- poly resistors,
the most important source of INL being resistor mismatch,
which improves with device area. Thus, in order to guarantee
that INL FS, each of the 50- resistors is obtained by
connecting larger devices in parallel.
D. Auxiliary Blocks
Fig. 17 shows the clock driver that generates the nonover-
lapped clock phases— , —from an external clock signal.
Delayed versions of the phases— , —are also generated
to avoid signal-dependent clock-feedthrough. As shown in
Fig. 7, the delay is incorporated only to the turn-off of the
switches (falling edges of the signals) in order to increase
the time slot available for sampling and integration [15].
Complementary versions of the phases are also generated to
control the CMOS switches. All signals are properly driven at
the output using a buffer tree that equalizes the differences in
capacitive load from phase to phase. After ensuring reliable
nonoverlapping time and phase delay, the worst-case effective
phase eye is 6 ns, which means that approximately 85% of the
clock period is left for the modulator operation.
The reference voltages required for the modulator operation,
namely V and V, together with the cen-
tral voltage are on-chip generated by the circuit shown in
Fig. 18. Its main design considerations are fast settling and that
the output impedance of the and lines must be low
enough to avoid dynamic distortion at the integrators [38]. In
our case, 7- maximum output impedance is obtained along
the signal band through the combined use of an on-chip resis-
tive amplifier and two big external capacitors. An extra external
capacitor is connected between the reference voltages, valued
according to the pad wire lead pin parasitics, so that the
spurious components around half the sampling frequency are re-
moved from the differential reference voltage.
A second-order passive antialiasing filter is also included
on-chip. Its bandwidth can be programmed to accomplish
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(a)
(b)
Fig. 14. Worst-case dynamic distortion introduced by the switch for a (a) 0.85-V, 366-kHz sinewave input signal and (b)  15-dB DMT input signal.
(a)
(b)
Fig. 15. Comparator. (a) Preamplifier and regenerative latch. (b) SR latch.
either ADSL (up to 1.1 MHz) or ADSL (up to 2.2 MHz) band
requirements.
VII. EXPERIMENTAL RESULTS
Fig. 19 shows a microphotograph of the modulator and auxil-
iary blocks fabricated in a 0.25- m CMOS process. It occupies
Fig. 16. Partial view of the A/D/A converter.
2.78 mm and dissipates 65.8 mW (55 mW corresponding to
the M itself) from a 2.5-V supply. Apart from the modulator
described here, other blocks pertaining to the final application
(not shown) were included in the prototype chip, among them a
phase-locked loop (PLL) and a decimation filter. These blocks
were arranged so that the M could be tested as a stand-alone
block or in combination with the PLL and the digital filter.
The latter configuration is aimed at reducing the switching
activity of the digital buffers at the pad-pin level—a major
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Fig. 17. Clock phase generator and drivers.
Fig. 18. Reference voltage generator.
Fig. 19. Microphotograph of the M in 0.25-m CMOS.
source of performance degradation. Also, with the objective
of attenuating the impact of switching noise, the following
mixed-signal recipes, valid for nonepi high-ohmic substrates
[35], were adopted in the prototype: 1) increased distance
among analog and digital blocks; 2) use of separate analog,
mixed, and digital supplies, which are distributed on-chip
through distinguished low-impedance paths; 3) placement of
guard-rings (with dedicated pads and pins) surrounding the
different chip sections, in order to avoid spreading of switching
noise and provide a quiet substrate for the sensitive analog
blocks; 4) preserved layout symmetry and extensive use of
common-centroid techniques aimed at gaining insensitivity to
common-mode interferences; 5) shielding of the clock buses
along the chip in order to reduce cross-talk and provide a low-
Fig. 20. In-band error power as a function of the modulator sampling
frequency.
impedance return path; 6) extensive use of on-chip decoupling,
including a mixed on/off-chip decoupling scheme for the
analog supply [39]; and 7) multiple bonding for reducing
wiring inductance.
In order to avoid socket parasitics, each prototype sample
was mounted onto a dedicated four-layer printed circuit board
(PCB), including typical measures for signal integrity, such as
separate analog, mixed, and digital ground planes, intensive
decoupling and filtering, and proper impedance termination
[40]. The input signal was provided by a high-resolution,
100 dB THD, sinusoidal source with floating differential
output, its common-mode voltage referenced to the on-chip
generated central voltage . The output samples, either
from the modulator bitstreams or from the digital filter, were
acquired by a digital tester that also provided the master clock
stimulus and the supply voltages.
Fig. 20 shows the total in-band error power versus the mod-
ulator sampling frequency, for the nominal oversampling ratio
and twice this value. For each value of two curves
are plotted, corresponding to clock-rate acquired ( M alone)
output samples and decimated PLL M Decimator
output samples. Note that in the former case the in-band error
power increases as the sampling frequency increases. This ef-
fect, explained by the increasing switching noise injected by the
I/O buffers, causes a degradation of around 9 dB in performance
at the nominal sampling frequency (70.4 MHz). Nevertheless,
when both the PLL and decimator are used, so that the switching
frequency of input and output buffers are divided by 4 and 16,
respectively, the loss of performance is reduced to 3 dB. Note
also that although the digital filter activity generates an increase
of the in-band error power at intermediate sampling frequen-
cies, its impact is largely suppressed at the nominal rate, thus
demonstrating the validity of the decoupling schemes used, es-
pecially at the reference voltages. A similar behavior is obtained
for .
Fig. 21 shows a 16 384-point fast Fourier transform (FFT)
of the decimated converter output for a 0.5-V, 160-kHz input
sinewave. Despite the large signal level, no significant harmonic
distortion is observed. In fact, in Fig. 21, spurious-free dynamic
range (SFDR) is 90 dB, whereas THD computed up to the fifth
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Fig. 21. Output spectrum for a 0.5-V, 160-kHz input sinewave at nominal
sampling frequency.
Fig. 22. SNDR as a function of the input level.
harmonic is 87 dB, so that the signal-to-noise ratio (SNR) al-
most coincides with the SNDR. The latter is shown in Fig. 22
for both and , the error power being com-
puted in the ADSL band (from 30 kHz to 2.2 MHz) and in
the ADSL band (from 30 kHz to 1.1 MHz), respectively. The dy-
namic range is 78 dB (12.7 b) for and 85 dB (13.8 b) for
, with SNDR peaks of 72.7 dB and 80 dB, respectively.
The good linearity of the converter also manifests as low
integral and differential nonlinearity (INL and DNL, respec-
tively). Both curves are shown in Fig. 23. They have been ob-
tained applying the code-histogram method [41] to 89 output
data records, each one containing 8192 consecutive output sam-
ples for a 0.8-V, 59.62-kHz input sinewave. The only difference
among the data records is the phase of the sinewave, which can
not be controlled. However, this fact helps to hit the converter
output codes in a more uniform way, thus requiring fewer sam-
ples than in the case in which all were taken consecutively. The
INL, DNL units in Fig. 23 are LSBs of 14 b in a -V full
scale, i.e., LSB V. The mea-
sured INL and DNL are within 0.85 and 0.80 LSB b, re-
spectively. These low values are obtained thanks to the use of
pseudomultibit quantization (with no need of correction/cali-
bration of the DAC nonlinearity) and a careful control of the
distortion introduced by the front-end amplifier and switches.
Fig. 23. Measured INL and DNL. Vertical-axis units are LSBs of 14 b.
TABLE V
STATE OF THE ART Ms WITH DOR  1MS/s
As a matter of conclusion, the M here has been compared
with other recently reported designs featuring DOR MS/s,
whose performances are summarized in Table V. Their effec-
tive resolution (ENOB) and FOM value, defined in (8), have
been plotted as a function of DOR in Fig. 24(a) and (b), respec-
tively. In spite of the performance loss due to switching noise
(around half a bit), the modulator here achieves one of the lowest
FOM reported so far. In particular, the FOMs obtained are sur-
passed by only two CMOS designs with supply voltage equal to
or below 2.5 V [5], [6].
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(a)
(b)
Fig. 24. State-of-the-art high-frequency Ms in the (a) ENOB–DOR plane
and (b) FOM–DOR plane.
APPENDIX
POWER ESTIMATOR FOR CASCADE Ms
In the presence of circuit imperfections, the dynamic range of
a M can be roughly expressed as follows [4]:
DR (11)
where , , and are the in-band powers of quantization
error, white circuit noise or thermal noise, and incomplete set-
tling error, respectively.
For the sake of simplicity, we will assume for now that
the incomplete settling error can be controlled by design so
that , . An approximate expression for is
obtained by adding up (4) and (6). Concerning , it will be
usually dominated by white noise injected by the switches and
the front-end amplifier, whose PSD is folded back over the
baseband by undersampling. A conservative expression for the
in-band power of white noise can be derived [3] as
(12)
where is the value of the sampling capacitor.
Equations (4)–(7) and (12) show that the dynamic range of
a cascade M can be roughly expressed as a function of the
following design parameters: , , , , , and ,
to which we have to add and INL if the last-stage quantizer is
multibit. So, for given values of , , and INL, the minimum
value of the capacitor required to obtain a given DR can be
obtained as a function of , , and . Once is known,
the equivalent load for the amplifier in the integrator can be
estimated as [33]
(13)
where , the integrator feedback capacitance, is related to
through the integrator weight, , and and
stand for the integrator summing node and output parasitics,
respetively. Estimating the latter two capacitances is a difficult
task because of their extreme dependence on the actual amplifier
design.
Usually, the main contribution to is the amplifier input
parasitics. In a fully differential topology, this is formed by the
input transistor gate-to-source capacitance (both channel
and overlap contributions) and its overlap gate-to-drain capaci-
tance amplified by Miller effect [28]. Thus, neglecting ,
we have
(14)
where is the gate oxide capacitance density and stands
for the lateral diffusion of drain/source regions below the gate,
both technology-dependent parameters. Apart from the input
transistor dimensions , the other unknown variable in
(14) is its input-to-output gain . This is equal to the complete
amplifier gain for single-stage amplifiers or to the first-stage
gain if multistage topologies are used. It can even be around
unity if cascode devices are used, such as in folded- or tele-
scope-cascode amplifiers [28]. Now, making use of the well-
known (as much as inadequate) square-low expression for the
input transistor drain current, we have
(15)
where is the input transistor overdrive
voltage.
The other unknown capacitance in (13), , has two main
contributions: The first one is due to the bottom parasitic of the
integration capacitor , and the second one is due to the am-
plifier itself. The former contribution can vary a lot, depending
on the type of capacitors. With modern M-i-M structures it turns
out to be very small, ranging from less than 1% to 5% of . Be-
cause of this, tends to be dominated by the amplifier output
parasitic load, which strongly depends on the actual output de-
vices and, overall, on the amplifier topology. Even the supply
voltage, via output swing and dc gain requirements, makes an
impact on the transistor sizes and hence on . For a given
amplifier schematic, the latter influence makes slightly in-
crease under technology scaling and shrinking supply voltages,
because wider output devices are required to accommodate sim-
ilar output swings. All things considered, a reliable estimation
of this capacitance prior to sizing the amplifier is not possible.
Based on previous design experiences, we will assume a con-
stant value equal to 2.5 pF.
Returning to the settling error power , an accurate esti-
mation would involve the following calculations. For example,
just for a single-pole amplifier model, complicate expressions
are derived [4] if a nonlinear (SR limited) settling is considered.
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Further complexity arises from considering both sampling and
integration incomplete charge transference and the contribution
of the nonzero switch on-resistance [33]. Hence, we will sim-
plify our treatment assuming that the slew-rate of the amplifier
is large enough and the switch on-resistance small enough to
neglect their impact on the integrator transient response, so that
the settling is linear with time constant equal to . This
being the case, it takes a number of time constants
to settle within ENOB resolution, that is, the following relation
should be fulfilled:
(16)
where is the sampling period. Note that we have added an
extra bit in order to make room for the inaccuracy of this sim-
plified model. The above expression can be used to estimate the
minimum value of the transconductance parameter as
(17)
where is the sampling frequency. This is the
transconductance required for a single-stage amplifier with
equivalent output load . For multistage amplifiers, the
previous relation must be carefully tackled because both
parameters, total transconductance and equivalent output load,
lose control of the dynamics. However, provided that the main
pole of the amplifier is set by the input stage and an eventual
inter-stage compensation capacitor, (17) can still be used to
determine the input stage transconductance, that is related to
the input transistor current as follows:
(18)
Equations (13), (15), (17), and (18) can be handled in an
iterative way to determine the current required through the
input transistors of the amplifier, whose actual topology sets
the power consumption. Whenever possible, a single-stage am-
plifier should be used for its better performance/power figure.
However, as technologies scale down and supply voltages
shrink, two-stage amplifiers are gaining ground. Moreover, in
practice, two gain stages are not enough to achieve the overall
gain requirement, so that the first one often includes cascode
devices in a telescope cascode configuration. Let us consider
this topology as an archetype in modern deep-submicrometer
technologies. The current through the first stage has been al-
ready estimated as . Assuming for the sake of simplicity
a fixed ratio between the currents flowing through the input
and output branches, the total current through the amplifier can
be estimated as
(19)
where an extra is added to account for the biasing stage.
With (19), the power dissipation of the first amplifier can
be estimated. That of the remaining amplifiers in the cascade
stages can be decreased, following the scaling rule commonly
applied to the amplifier requirements in Ms. This power re-
duction may come from either a relaxed set of specifications or
the subsequent amplifier topology simplification. Sometimes,
even when a two-stage amplifier may be required for the first
integrator, it is possible to use a single-stage topology for the
rest of integrators. So, we can write
(20)
where is the ratio of the current absorption of the th am-
plifier to the first one. From this, the static power dissipated in
amplifiers is
(21)
Besides this static consumption, which usually accounts for
80% of the total power, there are other contributing blocks,
namely:
• latched comparators used as single-bit quantizers
and those in the last-stage multibit quantizer, usually im-
plemented by a flash ADC, i.e., more latches.
This consumption must include the static power dissipated
in a convenient preamplifying stage.
• Last-stage multibit DAC (if ). The relaxed require-
ments for this block allows us to implemented it with a
resistor ladder. Its main design considerations are resistor
matching and linearity (both causing INL) and the fact
that it must drive enough current to provide a good set-
tling. The current requirement scales with the sampling
frequency and the capacitive load involved. The latter can
be considered almost constant because the last-stage ca-
pacitors should be set to the minimum required to achieve
certain level of matching (thermal noise playing a sec-
ondary role). So, we can empirically write
(22)
where is the current through the DAC required
for operating at a certain frequency of reference .
• Dynamic power in SC stages. The dynamic power dissi-
pated to switch a capacitance between the reference
voltages at a frequency can be estimated as ,
which tends to increase in high-speed, high-resolution
converters. Its actual value depends on the integrator
weights used. In our case, the following expression
provides a good estimate:
(23)
where the factor 2 comes from the differential implemen-
tation, is the unitary capacitor in the first integrator,
whereas is the one in the rest of integrators, usually
smaller than .
• Small digital blocks: flip-flops, gates, cancellation logic,
etc. Apart from being small, they do not make any dif-
ference for the architectures considered and will be ne-
glected here. Of course, this does not apply to the decima-
tion filter, whose power consumption is comparable to that
of the M. Moreover, since the order of the digital filter
must equal , high-order Ms require more com-
plex filters than low-order ones. However, an increase of
the modulator order entails a decrease of the oversampling
ratio and the filter can be operated at a lower frequency,
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dissipating less power. To our purpose, we can consider an
essentially constant decimation filter power consumption.
By adding up all the contributions, the power dissipation of
the M can be estimated as
Power
(24)
ACKNOWLEDGMENT
The authors would like to thank J. Ramos, J. Ceballos, and
J. M. Mora for their valuable design and test support, as well
as S. Escalera and J. M. Garcia for exhaustively testing the
prototypes.
REFERENCES
[1] H. J. Casier, “Requirements for embedded data converters in an ADSL
communication system,” Proc. IEEE Int. Conf. Electronics, Circuits and
Systems, vol. I, pp. 489–492, Sept. 2001.
[2] J. Guilherme et al., “A pipeline 15-b Msample/s analog-to-Digital con-
verter for ADSL applications,” Proc. IEEE Int. Symp. Circuits and Sys-
tems, vol. 1, pp. 396–399, May 2001.
[3] S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data
Converters: Theory, Design and Simulation. New York: IEEE Press,
1996.
[4] F. Medeiro, B. Péréz-Verdú, and A. Rodríguez-Vázquez, Top-Down
Design of High-Performance Sigma-Delta Modulators. Boston, MA:
Kluwer, 1998.
[5] R. H. M. Veldhoven et al., “A 3.3-mW  Modulator for UMTS in
0.18-m CMOS with 70-dB dynamic range in 2-MHz bandwidth,”
IEEE J. Solid-State Circuits, vol. 37, pp. 1645–1652, Dec. 2002.
[6] K. Vleugels, S. Rabii, and B. A. Wooley, “A 2.5-V sigma-delta modu-
lator for broadband communications applications,” IEEE J. Solid-State
Circuits, vol. 36, pp. 1887–1899, Dec. 2001.
[7] I. Fujimori et al., “A 90-dB SNR 2.5-MHz output-rate ADC using cas-
caded multibit delta-sigma modulation at 8 oversampling,” IEEE J.
Solid-State Circuits, vol. 35, pp. 1820–1828, Dec. 2000.
[8] J. Grilo et al., “12-mW ADC delta-sigma modulator with 80 dB of dy-
namic range integrated in a single-chip bluetooth transceiver,” IEEE J.
Solid-State Circuits, vol. 37, pp. 271–278, Mar. 2002.
[9] Y. Geerts, M. S. J. Steyaert, and W. Sansen, “A high-performance
multibit  CMOS ADC,” IEEE J. Solid-State Circuits, vol. 35, pp.
1829–1840, Dec. 2000.
[10] S. K. Gupta and V. Fong, “A 64-MHz clock-rate  ADC with 88-dB
SNDR and  105-dB IM3 distortion at a 1.5-MHz signal frequency,”
IEEE J. Solid-State Circuits, vol. 37, pp. 1653–1661, Dec. 2002.
[11] H. Lampinen and O. Vainio, “Low-voltage fourth-order CMOS sigma-
delta modulator implementation,” Electron. Lett., vol. 37, pp. 734–735,
June 2001.
[12] F. Medeiro, B. Péréz-Verdú, and A. Rodríguez-Vázquez, “A 13-bit,
2.2-MS/s, 55-mW multibit cascade  Modulator in CMOS 0.7-m
single-poly technology,” IEEE J. Solid-State Circuits, vol. 34, pp.
748–760, June 1999.
[13] M. R. Miller and C. S. A. Petrie, “A multibit sigma-delta ADC for mul-
timode receivers,” Proc. IEEE Custom Integrated Circuits Conf., pp.
191–194, 2002.
[14] Y. Geerts, A. Marques, M. Steyaert, and W. Sansen, “A 3.3-V, 15-bit,
delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL appli-
cations,” IEEE J. Solid-State Circuits, vol. 34, pp. 927–936, July 1999.
[15] A. M. Marques et al., “A 15-b resolution 2-MHz nyquist rate ADC
in a 1-m CMOS technology,” IEEE J. Solid-State Circuits, vol. 33, pp.
1065–1075, July 1998.
[16] J. C. Morizio et al., “14-bit 2.2-MS/s sigma-delta ADC’s,” IEEE J.
Solid-State Circuits, vol. 35, pp. 968–976, July 2000.
[17] R. del Rio et al., “Top-down design of a xDSL 14-bit 4-MS/s sigma-delta
modulator in digital CMOS technology,” in Proc. Design, Automation
Test in Europe Conf., Mar. 2001, pp. 348–351.
[18] B. Brandt and B. A. Wooley, “A 50-MHz multibit  modulator for
12-b 2-MHz A/D conversion,” IEEE J. Solid-State Circuits, vol. 26, pp.
1746–1756, Dec. 1991.
[19] T. L. Brooks et al., “A cascaded sigma-delta pipeline A/D converter with
1.25 MHz signal bandwidth and 89 dB SNR,” IEEE J. Solid-State Cir-
cuits, vol. 32, pp. 1896–1906, Dec. 1997.
[20] A. R. Feldman, B. E. Boser, and P. R. Gray, “A 13-Bit, 1.4-MS/s sigma-
delta modulator for RF baseband channel applications,” IEEE J. Solid-
State Circuits, vol. 33, pp. 1462–1469, Oct. 1998.
[21] T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, “A wideband CMOS sigma-
delta modulator with incremental data weighted averaging,” IEEE J.
Solid-State Circuits, vol. 37, pp. 2–10, Jan. 2002.
[22] A. Wiesbauer et al., “A 13.5-Bit cost optimized multibit delta-sigma
ADC for ADSL,” Proc. IEEE Eur. Solid-State Circuits Conf., pp. 86–88,
Sept. 1999.
[23] F. Chen and B. H. Leung, “A high resolution multibit sigma-delta modu-
lator with individual level averaging,” IEEE J. Solid-State Circuits, vol.
30, pp. 453–460, Apr. 1995.
[24] R. T. Baird and T. S. Fiez, “A low oversampling ratio 14-b 500-kHz
ADC with a self-calibrated multibit DAC,” IEEE J. Solid-State Circuits,
vol. 31, pp. 312–320, Mar. 1996.
[25] O. Nys and R. Henderson, “A monolithic 19 bit 800 Hz low-power
multibit sigma delta CMOS ADC using data weighted averaging,” Proc.
IEEE Eur. Solid-State Circuits Conf., pp. 252–255, Sept. 1996.
[26] Y. Matsuya et al., “A 16-bit oversampling A-to-D conversion technology
using triple-integration noise shaping,” IEEE J. Solid-State Circuits, vol.
22, pp. 921–929, Dec. 1987.
[27] N. Tan and S. Eriksson, “Fourth-Order two-stage delta-sigma modulator
using both 1 bit and multibit quantizers,” Electron. Lett., vol. 29, pp.
937–938, May 1993.
[28] B. Razavi, Design of Analog CMOS Integrated Circuits. New York:
McGraw-Hill, 2001.
[29] W. Yu, S. Sen, and B. H. Leung, “Distortion analysis of MOS
track-and-hold sampling mixers using time-varying Volterra series,”
IEEE Trans. Circuits Syst. II, vol. 46, pp. 101–113, Feb. 1999.
[30] J.-T. Wu and K.-L. Chang, “MOS charge pumps for low-voltage opera-
tion,” IEEE J. Solid-State Circuits, vol. 33, pp. 592–597, Apr. 1998.
[31] F. Goodenough, “Analog techniques of all varieties dominate ISSCC,”
Electron. Design, vol. 44, pp. 96–111, Feb. 1996.
[32] M. Gustavsson, J. J. Wikner, and N. N. Tan, CMOS Data Converters for
Communications. Boston, MA: Kluwer, 2000.
[33] R. del Río et al., “Reliable analysis of settling errors in SC integrators:
Applications to Modulators,” Electron. Lett., vol. 36, pp. 503–504,
Mar. 2000.
[34] B. K. Ahuja, “An improved frequency compensation technique for
CMOS operational amplifiers,” IEEE J. Solid-State Circuits, vol.
SSC-18, pp. 629–633, Dec. 1983.
[35] E. Charbon et al., Substrate Noise: Analysis and Optimization for IC
Design. Boston, MA: Kluwer, 2001.
[36] K. K. Kung et al., “Flicker noise characteristics of advanced MOS tech-
nologies,” in Int. Electron Device Meeting Tech. Dig., Dec. 1988, pp.
34–37.
[37] G. M. Yin, F. Op’t Eynde, and W. Sansen, “A high-speed CMOS com-
parator with 8-b resolution,” IEEE J. Solid-State Circuits, vol. 27, pp.
208–211, Feb. 1992.
[38] D. B. Ribner et al., “A third-order multistage sigma-delta modulator with
reduced sensitivity to nonidealities,” IEEE J. Solid-State Circuits, vol.
26, pp. 1764–1774, Dec. 1991.
[39] M. Ingels and M. S. J. Steyaert, “Design strategies and decoupling tech-
niques for reducing the effects of electrical interference in mixed-mode
IC’s,” IEEE J. Solid-State Circuits, vol. 32, pp. 1136–1141, July 1997.
[40] J. Berrie, “The defensive design of printed-circuit boards,” IEEE Spec-
trum, pp. 76–81, Sept. 1999.
[41] IEEE Standard for Terminology and Test Methods for Analog-to-Digital
Converters, IEEE Std 1241-2000.
Rocío del Río received the M.S. degree in electronic
physics from the University of Seville, Seville,
Spain, in 1996. She is currently working toward the
Ph.D. degree at the Institute of Microelectronics
of Seville (IMSE-CNM, CSIC) in the field of
sigma-delta analog-to-digital converters (ADCs).
She joined the Department of Electronics and
Electromagnetism, University of Seville, in 1995,
where she currently is an Assistant Professor.
Since 1995, she has also been with the Institute of
Microelectronics of Seville (IMSE-CNM, CSIC).
Her main research interests are in analog and mixed-signal circuits, especially
switched-capacitor circuits, low-voltage design, and high-speed ADCs.
62 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004
José M. de la Rosa received the “Licenciado en
Física Electrínica” (electronics physics) degree and
the Ph.D. degree from the University of Seville,
Seville, Spain, in 1993 and 2000, respectively.
Since 1994, he has been working at the Institute
of Microelectronics of Seville (IMSE-CNM, CSIC).
He is also with the Department of Electronics and
Electromagnetism at the University of Seville, where
he is an Associate Professor. His main research inter-
ests are in the field of switched-current sigma–delta
analog-to-digital converters including analysis,
behavioral modeling, and design automation of such circuits. In this topic,
he has coauthored the book Systematic Design of CMOS Switched-Current
Bandpass Sigma-Delta Modulators for Digital Communication Chips (Boston,
MA: Kluwer, 2002).
Belén Pérez-Vérdú received the Liceniado en
Físcia Electrónica and the Ph.D. degrees from the
University of Seville, Seville, Spain, in 1979 and
1985, respectively.
She has been an Associate Professor at the
University of Seville since 1987. She is also
with the Institute of Microelectronics of Seville
(IMSE-CNM, CSIC). Her research activities are in
the field of mixed-signal integrated circuit design, in
particular, sigma–delta modulators, computer-aided
design, and modeling of analog integrated circuits.
She has published two books and more than 70 papers, including journal and
conference papers. She has participated in several European ESPRIT projects
and Spanish CICYT projects.
Manuel Delgado-Restituto received the Ph.D.
degree in physics from the University of Seville,
Seville, Spain in 1996.
In 1990, he joined the research staff of the Institute
of Microelectronics of Seville (IMSE-CNM, CSIC).
Since 1998, he has occupied a permanent position as
a tenured Scientist of the Spanish Council for Scien-
tific Research (CSIC). He has research interests in the
design of analog and mixed-signal VLSI circuits for
nonlinear signal processing, including vision chips,
neuro-fuzzy controllers, and chaotic circuits for com-
munications. His work in these areas has resulted in systematic design method-
ologies for these kinds of circuits. He is also interested in the design and mod-
eling of integrated circuits for wireless and powerline communication systems
and the design for reusability of analog and mixed-signal circuit blocks. He au-
thored or coauthored more than 80 international scientific publications and has
been involved in different national and European R&D projects.
Rafael Domínguez-Castro received the “Licenciado
en Física Electrínica” degree and the Ph.D. degree
from the University of Seville, Seville, Spain, in 1987
and 1993, respectively.
Since 1987, he has been with the Department of
Electronics and Electromagnetism at the University
of Seville, where he is currently an Associate
Professor. He is also with the Institute of Micro-
electronics of Seville (IMSE-CNM, CSIC), where
he is a member of a research group on Analog and
Mixed-Signal VLSI. His research interests are in the
design of embedded analog interfaces for mixed-signal VLSI circuits, design
of CMOS imagers and CMOS focal plane array processors, and development
on CAD for automation of analog design.
Dr. Domínguez-Castro was a co-recipient of the 1995 Guillemin–Cauer
Award of the IEEE Circuits and Systems Society and the Best Paper Award of
the 1995 European Conference on Circuit Theory and Design.
Fernando Medeiro received the “Licenciado en
Física Electrínica” degree and the Ph.D. degree from
the University of Seville, Seville, Spain, in 1990 and
1997, respectively.
Since 1991, he has been with the Institute of
Microelectronics of Seville (IMSE-CNM, CSIC). He
is also with the Department of Electronics and Elec-
tromagnetism, University of Seville, where he is an
Associate Professor. His research interests are in the
field of sigma–delta converters, including modeling,
behavioral simulation, and design automation. On
this topic, he has participated as a Lecturer in several international courses and
has coauthored the book Top-Down Design of High-Performance Sigma-Delta
Modulators (Boston, MA: Kluwer, 1998).
Angel Rodríguez-Vázquez (M’80–SM’95–F’96)
received the Liceniado en Físcia Electrónica and
the Ph.D. degrees from the University of Seville,
Seville, Spain, in 1977 and 1983, respectively.
He is a Professor of Electronics in the Department
of Electronics and Electromagnetism, University
of Seville. He is also a Member of the Research
Staff of the Institute of Microelectronics of Seville
(IMSE-CNM, CSIC), where he is heading a research
group on Analog and Mixed-Signal VLSI. His re-
search interests are in the design of analog interfaces
for mixed-signal VLSI circuits, CMOS imagers and vision chips, neuro-fuzzy
controllers, symbolic analysis of analog integrated circuits, and optimization of
analog integrated circuits.
Dr. Rodríguez-Vázquez served as an Associate Editor of the IEEE
TRANSACTIONS ON CIRCUITS AND SYSTEMS I (IEEE TCAS-I) from 1993 to
1995, as a Guest Editor of the IEEE TCAS-I Special Issue on “Low-Voltage
and Low-Power Analog and Mixed-Signal Circuits and Systems” (1995), as
Guest Editor of the IEEE TCAS-II Special Issue on “Advances in Nonlinear
Electronic Circuits” (1999), and as chair of the IEEE-CAS Analog Signal Pro-
cessing Committee (1996). He was a co-recipient of the 1995 Guillemin-Cauer
award of the IEEE Circuits and Systems Society and the Best Paper Award
of the 1995 European Conference on Circuit Theory and Design. In 1992, he
received the Young Scientist Award of the Seville Academy of Science.
